Transparent Logo

FPGA

Wiring in Chisel ! Module, Bundle, IO, Biconnect Operator Tutorial

In this article, I explore how Chisel is reshaping FPGA design through its innovative use of Modules, IO, Bundles, and the unique ‘Flipped’ method and biconnect operator. I’ll demonstrate how these features simplify complex hardware design tasks, enhancing module hierarchy and interface management. Join me as I delve into the synergies between Chisel and Scala, revealing a more efficient and intuitive approach to FPGA development. Whether you’re a seasoned designer or new to the field, this piece aims to illuminate the transformative potential of Chisel in the realm of digital design.
arrow pixel art

Simple VGA tutorial with Chisel

Explore the essentials of VGA design in this practical tutorial using Chisel. Ideal for both beginners and seasoned enthusiasts, this guide simplifies complex concepts into approachable steps.
arrow pixel art

How to solve a Sudoku with SBY ?

Using formal verification to solve a Sudoku ? go check the article I wrote on YosysHQ blog
arrow pixel art

How to use the 7 segment on the Goboard ?

Welcome to a three-part exploration in our latest FPGA blog post. First, we navigate the intricacies of a seven-segment display design, ensuring every segment lights up as intended. Next, we transition to leveraging the GoBoard, a tool that bridges our concepts with concrete results. Finally, we converge these elements to reveal and understand a deceptive bug—a misbehaving pulse leading to a misleading display. Step by step, we dissect the design, adapt our tools, and debug the system, making complex FPGA concepts accessible and applicable.
arrow pixel art

Trying Formal Verification with SymbiYosys and Chisel

Discover the practical applications of formal verification in hardware design. In this post, we’ll explore how tools like SymbiYosys can make the verification process accessible and effective. Learn from real-world examples, and understand the value of integrating formal verification into your design workflow.
arrow pixel art

How to write a testbench with chisel ?

Taking the first steps into FPGA design can often be hindered by bugs in unverified designs. Dive into my latest post where I unravel the essentials of crafting testbenches in Chisel3.
arrow pixel art

The Essential Role of CLBs in FPGA

In previous articles, we explored the fundamental components of FPGA, such as Flip-Flops DFFs and Look-Up Tables LUTs. Today, we delve into the world of Configurable Logic Blocks (CLBs). Although the name may vary depending on the brand, the concept remains the same. These small arrays of configurable logic and storage elements are the building blocks of FPGA technology.
arrow pixel art

How combinationnal logic works in FPGA ?

When I was a child, the back of my cathodic TV amazed me. I wondered what were all those cables and what were their purposes. I learned that it was electricity after. Then that it was only 0 and 1. And I couldn’t stop asking myself, “how can we do anything with only 0 and 1?”
arrow pixel art

What is a DFF (D-Flip-Flop) ?

DFF stand for D Flip-Flop. It is one of the most important pieces of circuitry of your FPGA. This hardware primitive allow you to store the smallest amount of memory in your FPGA, 1 bit, 0 or 1. It is as important as variables in a software code. Ask a software developer what he/she can do without variables…
arrow pixel art

Get my Ebook ?

ebook_hero-home